View TB6608FNG_8048830.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

TB6608FNG 2014 - 10- 01 1 toshiba bi?cd integrated circuit silicon monolithic TB6608FNG stepping motor driver ic the TB6608FNG is a pwm constant - current type stepping motor driver ic designed for sinusoidal - input micro - step control of stepping motors. the TB6608FNG can be used in applications that require 2 - phase, 1-2 - phase, w1 -2 - phase and 2w1- 2 phase excitation modes. the TB6608FNG is capable of forward and reverse driving of a 2 - phase bipolar stepping motor using only a clock signal. features ? motor power supply voltage: v m = 15 v (max ) ? control power supply voltage: v cc = 2.7 to 6 v ? output current: iout 0.8 a (max) ? output on - resistance: ron = 1.5 ? (upper and lower sum@v m = 5 v) ? de coder that enables microstep control with the clock signal ? selectable phase excitation modes (2, 1 - 2, w1 - 2 and 2w1 -2) ? internal pull - down resistors on inputs: 200 k ? (typ.) ? output monitor pin ( mo ) ? thermal shutdown (tsd) and undervoltage lockout (uvlo) circuits ? small surface - mount package (ssop20: 0.65 mm lead pitch) ? this product has a mos structure and is sensitive to electrostatic discharge. when handling this product, ensure th at the environment is protected against electrostatic discharge by using an earth strap, a conductive mat and an ionizer . ensure also that the ambient temperature and relative humidity are maintained at reasonable levels. ? do not insert devices in the wro ng orientation or incorrectly. otherwise, it may cause the device breakdown, damage and/or deterioration. weight: 0.0 9 g (typ.) ? 20 14 toshiba corporation
TB6608FNG 2014 - 10- 01 2 block diagr am vref voltage setting input vref tq l 0.125 v h 0.5 v decoder for micro step control 2 1 - 2 w 1 - 2 2 w 1 - 2 phase 15 2 stanby 1 1 6 uvlo 2 v 4 5 7 20 14 19 18 b . g v ref 2 switches 0.125 v , 0.5 v 17 3 p re - drive r h - bridge a pwm timer osc tsd 13 11 12 p re - drive r h - bridge b pwm timer 10 8 9 6 m 1 m 2 cw/ccw ck reset enable dcy tq osc gnd stby v cc mo ao1 ao2 rfa vm bo1 bo2 rfb
TB6608FNG 2014 - 10- 01 3 pin function pin no. symbol functional description remarks 1 v cc power supply pin for logic block v cc (opr) = 2.7 to 5.5 v 2 stby standby input see the i nput s ign al s and o perati ng m ode s table . 3 osc connection pin for an external capacitor used for internal oscillation 4 m1 excitation mode setting input 1 see the excitation mode settings table . 5 m2 excitation mode setting input 2 see the excitation mode settin gs table . 6 v m power supply pin for output v m (opr) = 2.5 to 13.5 v 7 cw/ccw rotation direction select input see the input signals and operating modes table . 8 bo2 b - phase output 2 connect bo2 to a motor coil pin . 9 rfb connecti on pin for a b - phase out put current detecti on resist or 10 bo1 b - phase output 1 connect bo1 to a motor coil pin. 11 ao2 a - phase output 2 connect ao2 to a motor coil pin . 12 rfa connecti on pin for an a - phase output current detecti on resist or 13 ao1 a - phase output 1 connect ao 1 to a motor coil pin . 14 reset reset input see the input signal and operating modes table . 15 gnd ground 16 mo monitor output initial stat e: mo = low (open drain, p ulled up by an external resist or ) 17 tq vref setting input see the vref voltage setting table . 18 dcy decay setting input see the fast - decay time inserted during the current decay period table . 19 enable enable input see the input signal and operating modes table . 20 ck clock input pin ass ignment 1 20 2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12 10 11 v cc stby osc m1 m2 v m cw/ccw bo2 bo1 rfb ck enable dcy tq mo gnd reset ao1 rfa ao2
TB6608FNG 2014 - 10- 01 4 input signals and operation modes input s operating mode ck cw/ccw reset enable stby l h h h cw h h h h ccw x x l h h initial mode x x x l h enable w ait mo de (output s: h igh impedance) x x x x l standby mode (output s: h igh impedance) x: dont care excitation mode settings input s excitation m ode m1 m2 l l 2 - phase h l 1 - 2 - phase l h w1 - 2 - phase h h 2w1 - 2 - phase initial a - and b - phase currents ( this tabl e also applies to the currents on exit from s tandby mode. ) excitation m ode a - p hase c urrent b - p hase c urrent 2 - phase 100% ? 100% 1 - 2 - phase 100% 0% w1 - 2 - phase 100% 0% 2w1 - 2 - phase 100% 0% in this specification, the direction of current flows from ao1 to a o2 and from bo1 to bo2 are defined as the forward direction.
TB6608FNG 2014 - 10- 01 5 2 - phase excitation (m1: l, m2: l, cw mode) 2 - phase excitation (m1: l, m2: l, ccw mode) 1 - 2 - phase excitation (m1: h, m2: l, cw mode) 1 - 2 - phase excitation (m1: h, m2: l, ccw mode) ck 0 71 100 (%) ? 71 ? 100 mo i a 0 71 100 (%) ? 71 ? 100 i b t 0 t 1 t 2 t 3 t 4 t 5 t 6 t 7 t 8 ck 0 71 100 (%) ? 71 ? 100 mo i a 0 71 100 (%) ? 71 ? 100 i b t 0 t 1 t 2 t 3 t 4 t 5 t 6 t 7 t 8 ck 0 100 (%) ? 100 mo i a 0 100 (%) ? 100 i b t 0 t 1 t 2 t 3 t 4 t 5 t 6 t 7 ck 0 100 (%) ? 100 mo i a 0 100 (%) ? 100 i b t 0 t 1 t 2 t 3 t 4 t 5 t 6 t 7
TB6608FNG 2014 - 10- 01 6 w1 - 2 - phase excitation (m1: l, m2: h, cw mode) ck mo 100 (%) 9 2 71 38 0 ? 38 ? 71 ? 92 ? 100 i a 100 (%) 92 71 38 0 ? 38 ? 71 ? 92 ? 100 i b t 0 t 1 t 2 t 3 t 4 t 5 t 6 t 7 t 8 t 9 t 10 t 1 1 t 12 t 1 3 t 14 t 1 5 t 1 6
TB6608FNG 2014 - 10- 01 7 w1 - 2 - phase excitation (m1: l, m2: h, ccw mode) ck mo 100 (%) 92 71 38 0 ? 38 ? 71 ? 92 ? 100 i a 100 (%) 9 2 71 38 0 ? 38 ? 71 ? 92 ? 100 i b t 0 t 1 t 2 t 3 t 4 t 5 t 6 t 7 t 8 t 9 t 10 t 1 1 t 12 t 1 3 t 14 t 1 5 t 1 6
TB6608FNG 2014 - 10- 01 8 2w1 - 2 - phase excitation (m1: h, m2: h, cw mode) ck mo 100 (%) 98 92 83 71 56 38 20 0 ? 20 ? 38 ? 56 ? 71 ? 83 ? 92 ? 98 ? 100 100 (%) 98 92 83 71 56 38 20 0 ? 20 ? 38 ? 56 ? 71 ? 83 ? 92 ? 98 ? 100 t 0 t 1 t 2 t 3 t 4 t 5 t 6 t 7 t 8 t 9 t 10 t 11 t 12 t 13 t 14 t 15 t 16 t 17 t 18 t 19 t 20 t 21 t 22 t 23 t 24 t 25 t 26 t 27 t 28 t 29 t 30 t 31 t 32 i a i b
TB6608FNG 2014 - 10- 01 9 2w1 - 2 - phase excitation (m1: h, m2: h, ccw mode) ck mo 100 (%) 98 92 83 71 56 38 20 0 ? 20 ? 38 ? 56 ? 71 ? 83 ? 92 ? 98 ? 100 100 (%) 98 92 83 71 56 38 20 0 ? 20 ? 38 ? 56 ? 71 ? 83 ? 92 ? 98 ? 100 t 0 t 1 t 2 t 3 t 4 t 5 t 6 t 7 t 8 t 9 t 10 t 11 t 12 t 13 t 14 t 15 t 16 t 17 t 18 t 19 t 20 t 21 t 22 t 23 t 24 t 25 t 26 t 27 t 28 t 29 t 30 t 31 t 32 i a i b
TB6608FNG 2014 - 10- 01 10 output current vector locus (normalizing a single step to 90 degrees) rotation a ngle vector l ength idea l calculated idea l calc ulated 0 0.00 0.00 100 100.00 ? 1 11.25 11.53 100 100.02 ? 2 22.50 22.44 100 99.54 ? 3 33.75 34.01 100 100.12 ? 4 45.00 45.00 100 100.41 141.42 5 56.25 55.99 100 100.12 ? 6 67.50 67.56 100 99.54 ? 7 78.75 78.47 100 100.02 ? 8 90.00 90.00 100 100.00 ? 1 - 2 - /w1 - 2 - /2w1 - 2 - phase 2 - phase 8 0 0 20 38 56 71 83 92 98 100 20 38 56 71 83 92 98 100 i b (%) i a (%) ( only when in 2 - phase excitation mode ) solid line: idea l value broken line: calculated value 7 6 5 4 3 2 1
TB6608FNG 2014 - 10- 01 11 relationship b etween the enable input and the phase current and mo outputs example 1: 1 - 2 - phase excitation (m1: h, m2: l) setting the enable signal low disables only the output signals. on the other hand, internal logic functions continue to operate in accordance with the ck signal. therefore, when the enable signal goes high again, the output current generation is restarted as if phases proceeded with the ck signal. example 2: 2w1 - 2 - phase excitation (m1: h, m2: h) ck mo 100 (%) 98 92 83 71 56 38 20 0 ? 20 ? 38 ? 56 ? 71 ? 83 ? 92 ? 98 ? 100 i a t 0 t 1 t 2 t 3 t 4 t 5 t 6 t 7 t 8 t 9 t 10 t 11 t 23 t 24 t 25 t 26 t 27 t 28 t 29 t 30 t 31 t 32 enable reset t 33 t 34 off ck mo 0 71 100 (%) ? 71 ? 100 phase current (ao1, ao2) t 0 t 1 t 2 t 3 off t 7 t 8 t 9 t 10 t 11 t 12 enable reset
TB6608FNG 2014 - 10- 01 12 relationship b etween the reset input and the phase current and mo outputs example 1: 1 - 2 - phase excitation (m1: h, m2: l) set ting the reset signal low causes the outputs to be put in the initial state and the mo output to be low. (initial s tate: a - channel output current is at its peak (100%).) when the reset signal g oes high again, the output current generation is resumed at the next rising edge of the ck signal with the state following the initial state. if reset goes high when ck is already high, the output current generation is resumed immediate ly without waiting for the next rising edge of ck with the state following the initial state. example 2: 2w1?2 phase excitation (m1: h, m2: h) ck mo 100 (%) 98 92 83 71 56 38 20 0 20 38 56 71 83 92 98 100 i a t 0 t 1 t 2 t 3 t 4 t 5 t 6 t 7 t 8 t 9 t 10 t 11 t 8 t 9 t 10 t 11 t 12 t 13 t 14 t 15 t 16 t 17 enable reset t 18 t 19 ck mo 0 71 100 (%) 71 100 phase current (ao1, ao2) t 0 t 1 t 2 t 3 t 3 t 4 t 5 t 6 t 7 t 8 enable reset t 2
TB6608FNG 2014 - 10- 01 13 absolute maximum ratings (ta = 25 c) characteristics symbol rating unit power s upply v oltage v cc 6 v v m 15 v output c urrent iout(ao), iout(bo) 0.8 a mo i 1 ma wi thstand voltage of mo mo v v cc v input v oltage v in ? 0.2 to v cc + 0.2 v power d issipation p d 0.71 (note 1) w 0.96 (note 2) operating t emperature t opr ? 20 to 85 c storage t emperature t stg ? 55 to 150 c note 1: ic only note 2: mounted on a glass epoxy board (50 50 1.6 mm, cu 40%) recommended operating conditions (ta = ? 20 to 85 c) characteristics symbol test condition min typ. max unit control p ower s upply v oltage v cc (opr) ? 2.7 3.3 5.5 v motor p o wer s upply v oltage v m (opr) ? 2.5 5 13.5 v output c urrent i out 2.5 v v m 4.8 v ? ? 0.35 a output c urrent i out 4.8 v < v m 13.5 v ? ? 0.6 a input v oltage v in ? ? ? v cc v clock f requency fck ? ? 1 10 khz osc f requency fosc ? 80 4 6 0 780 khz chopping f requency fchop ? 20 1 15 195 khz functional descriptions the oscillation frequency of a triangular wave fosc can be calculated as follows: fosc = cosc vosc 2 i ? = cosc v) 0.6 v (1.1 2 a 101 ? = 1.1 10 ? 4 cosc 1 (since thi s is an approximation formula, the calculation result may differ from the actual value.)
TB6608FNG 2014 - 10- 01 14 chopper control turning on the power (chop on) causes a current to flow into the coils. once the v rf voltage reaches vref, it is detected by the comparator and the po wer is turned off (chop off). the off timer/counter counts the number of falling edges of the internal ck signal, which is derived from the osc signal, and generates the motor - driving pwm signal based on the turn - off time of four ck cycles. the upper limit of the current across the motor coil (i.e., the peak current in each excitation mode), i (limit), can be calculated as follows: i (limit) = vref / r nf vref equals to 0.125 v when tq is low, while it equals to 0.5 v when tq is high. r nf is the value of resistors used for output current detection. one of those resistors is connected between rfa and gnd, and the other is connected between rfb and gnd. timing chart may be simplified for the sake of brevity. internal ck osc off timer counter u pper limit : vref/r nf coil current chop on off o n off o n off o n generate pwm
TB6608FNG 2014 - 10- 01 15 pwm control in pwm mo de, the motor operating mode changes between cw/ccw and short brake alternately. to eliminate shoot - through current that flows from supply to ground due to the simultaneous conduction of high - side and low - side transistors in the bridge output, a dead time of 200 ns (design target value) is generated in the ic when transistors switch from on to off (t2), or vice versa (t4). this permits a synchronous rectification pwm operation without controlling the dead time externally. m v m out2 out1 t1 m v m out2 out1 t2 = 200 ns (typ.) m v m out2 out1 t 3 m v m out2 out1 t 4 = 200 ns (typ.) m v m out2 out1 t 5 v m gnd output voltage waveform (out1) t 1 t 5 t 3 t 2 t 4
TB6608FNG 2014 - 10- 01 16 1. cons tant - current chopping when v rf reaches the predefined vref voltage, the constant - current regulator enters discharge mode. after four cycles of ck, an internal clock generated by osc, the regulator moves from discharge mode to charge mode. v rf vref internal ck osc vref v rf discharge charge discharge gnd vref i out charge discharge charge discharge
TB6608FNG 2014 - 10- 01 17 2. changing the predefined current to the lower value during deceleration, the regulator enters fast - decay mode immediately after the end of the current decay slope of slow - decay mode. the distortion of the current waveform can be reduced by the regenerative current from a coil that flows back to the power supply. two ck cycles later, the regulator exits fast decay mode and enters charge mode. (the fast - decay time, which is specified herein as two ck cycles, varies depending on the mode setting. a detailed description of the mode setting is provided in the current decay mode section.) when v rf reaches the reference voltage (vref), the regulator enters discharge mode. four ck cycles later, the regulator exits discharge mode and enters charge mode. if v rf > vref when it enters charge mode, however, it then reenters discharge mode. four ck cycles later, v rf is again compared against vref. if v rf < vref, the regulator remains in charge mode until v rf reaches vref. internal ck osc vref v rf discharge gnd vref i out charge charge discharge charge charge slow decay fast decay charge slow decay charge
TB6608FNG 2014 - 10- 01 18 in fast - decay mode, the regenerative current from a coil flows back to the power supply as shown below. 3. changing the predefined current to the higher value even when the vref voltage is increased, the regulator remains in discharge mo de for four ck cycles and then enters charge mode. during acce ler ation, the current decays only in slow - decay mode. i nternal ck osc vref v rf discharge gnd vref i out charge discharge discharge charge charge discharge m v m out2 out1 ( slow decay mode ) m v m out2 out1 ( fast d ecay mode )
TB6608FNG 2014 - 10- 01 19 setting the current decay mode table fast - decay time inserted during the current decay period (, which is exp ressed as the number of ck cycles (an actual value may not exactly equal to the specified value).) input 2w1 - 2 - p hase w1 - 2 - p hase 1 - 2 - p hase predefined current number of ck cycles predefined current number of ck cycles predefined current number of ck cycles dcy % tq = h tq = l % tq = h tq = l % tq = h tq = l l 100 100 100 98 0 0 92 0 0 92 0 0 83 0 0 71 0 0 71 0 0 71 0 0 56 0 0 38 0 0 38 0 0 20 0 0 0 0 0 0 0 0 0 0 0 h 100 100 100 98 2 1 92 2 1 92 2 1 83 2 1 71 2 1 71 4 2 71 4 2 56 4 2 38 4 2 38 4 2 20 4 2 0 0 0 0 0 0 0 0 0 if no distortion can be observed in the output current waveform, the dcy pin should be kept high. the distortion reduction depends o n the motor characteristics. if any distortion can be observed, the dcy pin should be kept low. also, it should be ensured that the dcy input is set high only when the coil of a motor has an inductance of 1.5 mh or higher where fosc is no less than 100 khz . thermal shutdown (tsd) circuit the TB6608FNG includes a thermal shutdown circuit, which turns the output transistors off when the junction temperature (t j ) exceeds 160c (typ.). the output transistors are automatically turned on when t j cools past the s hutdown threshold, which is lowered by a hysteresis of 40 c. t sd = 160 c (design target value) ? t sd = 40 c (design target value) * in thermal shutdown mode , the internal circuitry and outputs assume the same states as in enable w ait mode. upon exit from thermal shutdown mode, they revert to those states which they assume when taken out of enable wait mode .
TB6608FNG 2014 - 10- 01 20 undervoltage lockout (uvlo) circuit the TB6608FNG includes an undervoltage lockout circuit, which puts the output transistors in the high - impedance s tate when v cc decreases to 2.0 v (typ.) or lower. the output transistors are automatically turned on when v cc increases past the lockout threshold, which is raised to 2.03 v by a hysteresis of 0.03 v. even when uvlo circuit is tripped, internal circuitry continues to operate in accordance with the ck input like when enable is set low. thus, after the TB6608FNG exits the uvlo mode, the reset signal should be asserted for putting the TB6608FNG in the initial state if necessary. electrical characteristics ( unless otherwise specified, ta = 25 c, v cc = 3.3 v, v m = 5 v, r nf = 2 ? , c osc = 220 pf.) characteristics symbol tes t circuit test condition min typ. max unit input v oltage v in (h) (1) 1 cw / ccw , ck , reset , enable , m1 , m2 (@ v cc = 3.3 v) 2 ? v cc + 0.2 v v in (l) (1) ? 0.2 ? 0.8 v v in (h) (2) 1 cw / ccw , ck , reset , enable , m1 , m2 (@ v cc = 5.5 v) 2.8 ? v cc + 0.2 v v in (l) (2) ? 0.2 ? 0.8 v v in (h) (3) 1 stby , tq , dcy v cc 0. 6 ? v cc + 0.2 v v in (l) (3) ? 0.2 ? v cc 0. 15 v input h ysteresis v oltage v h ? cw / ccw , ck , reset , enable , m1 , m2 ? 200 ? mv input c urrent i inh 1 v in = 3.0 v 5 15 25 a i inl v in = gnd ? ? 1 a dynamic supply c urrent i cc1 2 output s: open, enable: h, reset: h ? 4 6 ma i cc2 enable: l ? 4 6 ma i cc3 standby mode ? 5 1 0 a i m1 output s: open, enable: h, reset: h ? 1 2 ma i m2 enable: l ? 0.5 1.0 ma i m3 standby mode ? ? 1 a comparator r eference v oltage v rfa (1) , v rfb (1) 3 tq: l , 2 - phase excitation 0.1 0.125 0.15 v v rfa (2) , v rfb (2) tq: h , 2 - phase excitation 0.445 0.5 0.555 channel - to - channel voltage differential ?v o ? b/a , tq: l ? 11 ? 11 % undervoltage lockout threshold at v cc lower threshold uvld ( design target value ) ? 2 . 0 ? v upper threshold uvlc ( design target value ) ? 2 . 0 3 ? v mo o utput v oltage mo v ? mo i = 1 ma ? ? 0.5 v osc f requency f osc ? c osc = 220 pf 300 4 6 0 6 20 khz this table shows which inputs are ttl - compatible and which ones are cmos - compatible. this also shows whether they are provided with hysteres is. input pins input l evel hysteresis cw / ccw , ck , reset , enable , m1 , m2 ttl yes stby , tq , dcy cmos no
TB6608FNG 2014 - 10- 01 21 output block characteristics symbol tes t circuit test condition min typ. max unit output s aturation v oltage v sat (u + l) 4 i out = 0.2 a ? 0.3 0.4 v i out = 0.6 a ? 0.9 1.2 diode f orward v oltage v f u 5 i out = 0.6 a ? 1 1.2 v v f l ? 1 1.2 a - / b - p hase chopp ing current (note) 2w1 - 2 - phase excitation w1 - 2 - phase excitation 1 - 2 - phase excitation vector 3 = 0 tq: l r nf = 2 ? c osc = 220 pf ? 100 ? % 2w1 - 2 - phase excitation ? ? = 1/8 92 98 101 2w1 - 2 - phase excitation w1 - 2 - phase excitation ? = 2/8 86 92 98 2w1 - 2 - phase excitation ? ? = 3/8 77 83 89 2w1 - 2 - phase excitation w1 - 2 - phase excitation 1 - 2 - phase excitation = 4/8 65 71 7 7 2w1 - 2 - phase excitation ? ? = 5/8 50 56 62 2w1 - 2 - phase excitation w1 - 2 - phase excitation ? = 6/8 32 38 44 2w1 - 2 - phase excitation ? ? = 7/8 14 20 26 2 - phase excitation ? ? ? 100 ? output transistor switching characteristics ( de sign target value ) t r 7 @ load: 5 mh, 50 ? ? 0.5 ? s t f ? 0.5 ? t plh ck to output ? 5 ? t phl ? 5 ? t plh reset to output ? 5 ? t phl ? 5 ? t plh enable to output ? 1 ? ms t phl ? 0.5 ? output leakage current upper i oh 6 v m = 13 v ? ? 1 a lower i ol ? ? 1 note: relative to the peak current at = 0.
TB6608FNG 2014 - 10- 01 22 test circuit 1: v in (h) , v in (l) , i inh , i inl test circuit 2: i cc , i m v cc = 3.3 v v cc mo ck c w/ccw reset enable stby m1 m2 dcy tq osc v m = 5 v v m ao1 ao2 bo1 bo2 rfa rfb 2 ? TB6608FNG gnd a 2 ? i m a i cc v cc = 3.3 v v cc mo ck c w/ccw reset enable stby m1 m2 dcy tq osc v m = 5 v v m ao1 ao2 bo1 b o2 rfa rfb 2 ? TB6608FNG gnd a i inh v in ( h ) a i in l v in (l) 2 ? oscilloscope
TB6608FNG 2014 - 10- 01 23 test circuit 3: v rfa , v rfb test circuit 4: v s at (ul) v v cc = 3.3 v v cc mo ck c w/ccw reset enable stby m1 m2 dcy tq osc v m = 5 v v m ao1 ao2 bo1 bo2 rfa rfb TB6608FNG gnd 3.3 v v v cc = 3.3 v v cc mo ck c w/ccw reset enable stby m1 m2 dcy tq osc v m = 5 v v m ao1 ao2 bo1 bo2 rfa rfb TB6608FNG gnd 3.3 v 220 pf 5 m h /50 ? 5 m h /50 ? v 2 ? v 2 ?
TB6608FNG 2014 - 10- 01 24 test circuit 5: v f u , v f l test circuit 6: i o h , i o l v cc = 3.3 v 13 v v cc mo ck c w/ccw reset enable stby m1 m2 dcy tq osc v m ao1 ao2 bo1 bo2 rfa rfb TB6608FNG gnd a 13 v a v cc mo ck c w/ccw reset enable stby m1 m2 dcy tq osc v m ao1 ao2 bo1 bo2 rfa rfb TB6608FNG gnd v
TB6608FNG 2014 - 10- 01 25 ac electrical characteristics, test circuit 7: ck (osc) and output voltage 50% 90% 50% 10% 50% 90% 50% 10% t clock ( t o sc ) t clock ( t osc ) t r t plh t f t phl v m output voltage gnd clock (osc)
TB6608FNG 2014 - 10- 01 26 application circuit example note 1: capacitors for the power supply lines should be connected as close to the ic as possible. note 2: the stby pin must be set low upon powering on and off the devic e. otherwise, a large current might abruptly flow through the output pins. also, at the power - on, v m must be applied after applying v cc . at the power - off, v cc must be turned off after turning off v m . usage considerations a large current might abruptly flo w through the ic in case of a short - circuit across its outputs, a short - circuit to power supply or a short - circuit to ground, leading to a damage of the ic. also, the ic or peripheral parts may be permanently damaged or emit smoke or fire resulting in inju ry especially if a power supply pin (v cc , v m ) or an output pin (ao1, ao2, bo1, bo2) is short - circuited to adjacent or any other pins. these possibilities should be fully considered in the design of the output, v cc , v m and ground lines. install this ic corr ectly. if not, (e.g., installing it in the wrong position,) the ic may be damaged permanently. fuses should be connected to the power supply lines. 0.1 f 47 f v cc = 3.3 v clock cw/ccw reset enable standby h/l h/l h/l h/l 220 pf v cc mo ck c w/ccw reset enable stby m1 m2 dcy tq osc 0.1 f 47 f v m = 5 v v m ao1 ao2 cpu i/o bo1 bo2 rfa rfb stepping motor 2 ? 2 ? gnd TB6608FNG
TB6608FNG 2014 - 10- 01 27 package dimensions weight: 0.0 9 g (typ.)
TB6608FNG 2014 - 10- 01 28 notes on contents 1. block diagrams some of the functional block s, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes. 2. equivalent circuits the equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes. 3. timing charts timin g charts may be simplified for explanatory purposes. 4. application circuits the application circuits shown in this document are provided for reference purposes only. thorough evaluation is required, especially at the mass production design stage. toshiba do es not grant any license to any industrial property rights by providing these examples of application circuits. 5. test circuits components in the test circuits are used only to obtain and confirm the device characteristics. these components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment. ic usage considerations notes on handling of ics (1) the absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even fo r a moment. do not exceed any of these ratings. exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion. (2) use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or ic failure. the ic will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or l oad, causing a large current to continuously flow and the breakdown can lead smoke or ignition. to minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit loca tion, are required. (3) if your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power on or the nega tive current resulting from the back electromotive force at power off. ic breakdown may c ause injury, smoke or ignition. use a stable power supply with ics with built - in protection functions. if the power supply is unstable, the protection function may not operate, causing ic breakdown. ic breakdown may cause injury, smoke or ignition. (4) do not insert devices in the wrong orientation or incorrectly. make sure that the positive and negative terminals of power supplies are connected properly. otherwise, the c urrent or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion. in addition, do not use any device that is applied th e current with inserting in the wrong orientation or incorrectly even just one time.
TB6608FNG 2014 - 10- 01 29 points to remember on handling of ics (1) thermal shutdown circuit thermal shutdown circuits do not necessarily protect ics under all circumstances. if the thermal shutdown c ircuits operate against the over temperature, clear the heat generation status immediately. depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the thermal shutdown circuit to not operate properly or ic breakdown before operation. (2) heat radiation design in using an ic with large current flow such as power amp, regulator or driver, please design the device so that heat is appropriately radiated, not to exceed the specified junction temperature (t j ) at any time and condition. these ics generate heat even during normal use. an inadequate ic heat radiation design can lead to decrease in ic life, deterioration of ic characteristics or ic breakdown. in addition, please design the device taking into considerate the effect of ic heat radiation with peripheral components. (3) back - emf when a motor rotates in the reverse direction, stops or slows down abruptly, a current flow back to the motors power supply due to the effect of back - emf. if the current sink capability of the power supply is small, the devices motor power supply and output pins might be exposed to conditions beyond maximum ratings. to avoid this problem, take the effect of back - emf into consideration in system design.
TB6608FNG 2014 - 10- 01 30 restrictions on product use ? tos hiba corporation, and its subsidiaries and affiliates (collectively "toshiba"), reserve the right to make changes to the info rmation in this document, and related hardware, software and systems (collectively "product") without notice. ? this document and a ny information herein may not be reproduced without prior written permission from toshiba. even with toshiba's written permission, reproduction is permissible only if reproduction is without alteration/omission. ? though toshiba works continually to improv e product's quality and reliability, product can malfunction or fail. customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, softwar e and systems which minimize risk and avoid sit uations in which a malfunction or failure of product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. before customers use the product, create designs including t he product, or incorporate the product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant toshiba information, including without limitation, this document, the specifications, the data sheets and applicatio n notes for product and th e precautions and conditions set forth in the "toshiba semiconductor reliability handbook" and (b) the instructions for the application with which the product will be used with or for. customers are solely responsible for all aspects of their ow n product d esign or applications, including but not limited to (a) determining the appropriateness of the use of this product in such de sign or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parame ters for such designs and applications. toshiba assumes no liability for customers' product design or applications. ? pr oduct is neither intended nor warranted for use in equipments or systems that require extraordinarily high levels of quality and/or reliability, and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage a nd/or serious public impact ( " unintended use " ). except for specific applications as expressly stated in this document, unintended use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equi pment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or ex plosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance - related fields. if you use product for unintended use, toshiba assumes no liability for product. for details, please contact your toshiba sales representative. ? do not disassemble, analyze, reverse - engineer, alter, modify, translate or copy pr oduct, whether in whole or in part. ? product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited unde r any applicable laws or regulations. ? the information contained herein is presented only as guidance for product use. no responsibility is assumed by toshiba for any infringement of patents or any other intellectual property rights of third parties that may result from the use of product. n o license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise. ? absent a written signed agreement, except as provided in the relevant terms and conditions of sale for product, and to the maximum extent allowable by law, toshiba (1) assumes no lia bility whatsoever, including without limitation, indirect, consequential, special, or incidental damages or loss, including without limitation, loss of profits, loss of opportunities, business interruption and loss of data, and (2) disclaims any and all ex press or implied warranties and conditions related to sale, use of product, or information, including warranties or conditions of merchantability, fitness for a particular purpose, accuracy of information, or noninfringement. ? do not use or otherwise make available product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technol ogy products (mass de struction weapons). product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the japanese foreign exchange and foreign trade law and the u.s. export administration regulat ions. export and re - export of product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations. ? please contact your toshiba sales representative for details as to environmental matters such as the rohs compatibility of product. please use product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled su bstances, including without limitation, the eu rohs directive. toshiba assumes no liabi lity for damages or losses occurring as a resul t of noncompliance w ith applicable laws and regulations.

▲Up To Search▲

Price & Availability of TB6608FNG

	To Download TB6608FNG Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .